ABSTRACT
Introduction
Power quality issues in the distribution system are widely addressed in the literature [1] [2] [3] [4] [5] [6] [7] [8] [9] due to the sensitive and critical loads such as precise manufacturing plants, automation etc. A new group of devices based on PWM (Pulse Width Modulated) switching solid state compensators are developed and used for improving power quality in the distribution system under the generic name of custom power devices [3, 7] . They are mainly of three categories such as shunt connected distribution static compensator (DSTATCOM), series connected compensator like dynamic voltage restorer (DVR) and unified power quality conditioner (UPQC) which is connected in both shunt and series with the ac mains. The series connected compensator can regulate the load terminal voltage from the "low quality" terminal voltage and protect the critical consumer loads from tripping and consequent loss. The installation of custom power devices at the consumer point is governed by the IEEE standard [10] .
A DVR is connected between the supply and the sensitive load so that it can inject a voltage of required waveform. Hence it can protect sensitive consumer loads from supply disturbances. In a capacitor supported DVR, the power absorbed/supplied is almost zero except small losses in the steady state and the voltage injected by the DVR should be in quadrature with the feeder current [3] . The analysis, design and voltage injection schemes of DVR is discussed in the literature [11] [12] [13] [14] [15] [16] [17] and the different control strategies are developed in [18] [19] [20] [21] [22] . The instantaneous reactive power theory (IRPT) [6] , sliding mode controller based [14] , symmetrical components based [15] control techniques for series compensators are reported in the literature.
The SRFT (synchronous reference frame theory) based algorithm reported in [21] has the advantage that the calculation is performed in the rotating reference frame. But, the computation involves conversion from stationary frame to rotating frame and then the reference signals from rotating frame to stationary frame. The IRPT algorithm [6] for the reference signal generation involves the conversion from three-phase to two-phase and vice versa. A new control algorithm is developed based on unit templates for the control of a capacitor supported DVR for compensation of voltage sag, swell, harmonics and unbalance in terminal voltage [23] . In this paper, the algorithm is discussed in detail and it is improved by using a PLL (phase locked loop) to extract fundamental component of the terminal voltage. The design of ripple filter is also investigated for improving the performance of a DVR system. Extensive simulations are performed using MATLAB software with its Simulink and SimPower System (SPS) tool boxes for verifying the proposed control algorithm of DVR.
Principle of Operation of DVR
The schematic diagram of a capacitor supported DVR is shown in Figure 1 . Three voltage sources (v sa , v sb , v sc ) represent a 3-phase three-wire supply system and the series source impedances are shown as
The DVR uses a transformer (T r ) to inject a voltage in series with the terminal voltage. A voltage source converter (VSC) along with a dc capacitor (C dc ) is used as a DVR. The ripple in the injected voltage is filtered using a series inductor (L r ) and a parallel capacitor (C r ). The load considered is a three phase lagging power factor load.
The ripple filter is designed based on the switching frequency (f s ). It is designed such that the capacitor (C r ) offers a low impedance path for the switching ripple and the series inductor (L r ) provides high impedance for the switching ripple. The reactance given by the capacitor (C r ) and inductor (L r ) at half of the switching frequency (5 kHz) for f s = 10 kHz i.e., f r = f s /2 is calculated as, X Cr = 1/(2*π* f r *C r ) = 1/(2*3.14*5000*C r ) (1) X Lr = 2*π* f r *L r = 2*3.14*5000*L r .
Considering, X Cr = 3 Ω, C r = 10.61 μF and X Lr = 100 Ω, L r = 3.18 mH. These values of ripple filter elements are initially used for simulation and by iteration it is found that, L r = 3.5 mH and C r = 10 μF are suitable for minimum ripple in the output of DVR. 
Control Strategy of DVR
The proposed control algorithm is derived from the algorithm presented in [18] in which the shunt compensator is controlled for harmonic current compensation, load current balancing and power factor correction. Here, the sag, swell, harmonic voltage and unbalance in terminal voltage are compensated by controlling the DVR. The load terminal voltage is regulated and the waveform is controlled to sinusoidal. The proposed control scheme is shown in Figure 3 .
The reference load terminal voltages ( 
A second PI controller is used to derive the amplitude ( 
A pulse width modulated (PWM) controller is used over the reference ( Figure 4 shows the MATLAB model of the DVR connected system. The terminal voltage is realized by using a three-phase voltage source and the source impedance is connected in its series. In order to simulate the disturbances at the PCC voltage, an additional load is switched on with a circuit breaker. The load considered is a lagging power factor load. The DVR is connected in series with the supply using an injection transformer. The VSC is connected to the transformer along with a ripple filter. The dc bus capacitor is selected based on the transient energy requirement and the dc bus voltage is selected based on the injection voltage level. The dc capacitor decides the ripple content in the dc voltage. The considered system data are given in Appendix.
MATLAB Based Simulation of the System
The control algorithm for the DVR is modeled in MATLAB and is given in Figure 5(a) . The control scheme shown in Figure 3 is modeled using the tools available in Simulink of MATLAB environment. The fundamental of terminal voltage is extracted using synchronous reference frame theory and the model developed is shown in Figure 5(b) . The reference load terminal voltages are derived from the sensed terminal volt--ages, supply currents, load terminal voltages and the dc bus voltage of DVR. A pulse width modulation (PWM) controller is used over the reference and sensed load 
Performance of the System
The performances of the DVR for different supply disturbances are tested under various operating conditions.
The proposed control algorithm is tested for different power quality events like voltage sag (Figure 6 ), voltage swell (Figure 7) , unbalance in terminal voltages ( Figure  8 ) and harmonics in terminal voltages (Figure 9 ). Figure  10 ) at the time of disturbance and the voltage at PCC has a THD of 7.33% (Figure 11 ). The supply current is also sinusoidal with a THD of 0.14% (Figure 12 ). 
Conclusions
A new control algorithm based on proportional-integral controllers has been proposed for a capacitor supported dynamic voltage restorer. The proposed algorithm is based on the estimation of in-phase and quadrature component of injection voltages using two PI controllers each for regulating the dc bus voltage of DVR and the load voltage respectively. The reference voltages for the DVR have been obtained indirectly by extracting the reference load terminal voltage. The proposed control algorithm of DVR has been validated through simulation using MATLAB software along with simulink and Simpower system (SPS) toolboxes. The performance of the DVR has been observed to be satisfactory for various power quality disturbances like sag, swell, unbalance and harmonics in PCC voltages. Moreover, it is able to provide a self-supported dc bus of the DVR through power transfer from ac line at fundamental frequency.
